Chiplets
Demystifying Chiplets: The Future of Chip Design
The world of chip design is undergoing a seismic shift with the rise of chiplet technology. But what exactly are chiplets, and why are they causing such a stir?
Ultimately, chiplets and advanced packaging will help increase the transistor counts beyond anything we could have imagined even a decade ago. TechInsights’ legacy of technical analysis of leading-edge technology nodes paired with its market view of supply and demand trends provides unparalleled and comprehensive insights, intelligence, and data on the evolution of the Chiplet movement.
1.5M+
Reports
100K+
Chip Teardowns
650+
Global Customers
30+
Years of Experience
Breaking the Monolithic Mold
Traditionally, chip design relied on a monolithic approach, relying on a single, large System-on-Chip (SoC) packing all the functionalities onto one piece of silicon. Chiplet technology disrupts this paradigm by introducing a modular philosophy.
Here's the core concept: Chiplets are miniaturized integrated circuits (ICs) that perform specific, well-defined tasks. Instead of a single, monolithic SoC, designers can now leverage a collection of these chiplets, each optimized for its unique function. For more information on the advantages of chiplets in semiconductor design, visit our Chiplets FAQ.
Unlocking a World of Advantages
This modular approach offers a treasure trove of benefits for chip designers:
- Mix-and-Match Flexibility: Imagine the freedom to choose chiplets from various vendors, each optimized for specific functionalities and built on the most advanced technology node. This opens doors to innovative designs with unparalleled performance and efficiency.
- Faster Design Cycles & Lower Costs: Chiplets act as pre-designed building blocks. Engineers can focus on integrating and customizing them within their specific SoC design, streamlining development and reducing overall costs.
- Pushing the Boundaries: Chiplet technology shatters the physical limitations of traditional SoCs. By combining chiplets built on different processes, the industry can achieve significantly higher transistor counts, unlocking new possibilities in chip performance.
The Chiplet Ecosystem: Building a Foundation for Success
For chiplet technology to reach its full potential, a robust ecosystem is crucial. Key elements include:
- Interconnect Standards: Universal Chiplet Interconnect Express (UCIe) is a vital standard that facilitates seamless communication between chiplets from various vendors. This paves the way for a true "plug-and-play" design approach.
- A Thriving Marketplace: As chiplet technology matures, we can expect a flourishing marketplace where designers have access to a vast library of pre-designed, high-quality chiplets. This empowers designers to create groundbreaking SoC designs with unmatched flexibility.
- Packaging+ Carbon Module: See how the Packaging+ Carbon Module lets users swiftly calculate the cradle-to-gate carbon impact of an IC product, providing IC designers, IDMs, and manufacturers with the data needed to make informed decisions on product designs and product carbon footprints.
The Future is Chiplet-Based
Chiplet technology is poised to revolutionize the semiconductor industry. With its ability to overcome the limitations of traditional SoCs, chiplet-based design promises to propel the future of chip design. The market is booming, with chiplet revenue projected to reach a staggering $236 billion by 2030. Notably, the computing segment will be a key driver.
The future of chip design is bright, and chiplets are at the forefront of this revolution. As the technology matures and the ecosystem develops, we can expect a new era of innovation, driven by a "mix-and-match" approach that empowers designers to create truly remarkable products.
Discover the full story on chiplets, including their history, applications, and future forecasts, in "Chiplet Market Introduction: Computing".
Stay Ahead in the Chiplet Revolution
Gain exclusive insights into advanced packaging and chiplet integration strategies.
Frequently Asked Questions
Chiplets, also known as chiplets or modular dies, are individual functional blocks of a semiconductor manufactured on separate wafers. These pre-designed and pre-tested components can be interconnected using advanced packaging techniques to create a complete system.
- Increased integration: Chiplets allow for the integration of diverse technologies in a single integrated circuit. This lets designers use the optimal process for each part of a system and stitch it all together using advanced packaging, enabling more complex and powerful devices.
- Enhanced performance: By using specialized chiplets, designers can optimize performance for specific functions within a system.
- Reduced time-to-market: Utilizing pre-designed chiplets can accelerate the development process for new devices.
- Improved yield: Smaller chiplets can have higher manufacturing yields compared to larger, monolithic dies.
- Greater design flexibility: Chiplet-based design offers more modularity and customization compared to traditional SoC (System-on-Chip) approaches.
- Interconnect complexity: Chiplet integration requires high-density, high-bandwidth interconnects, which can be challenging to design and manufacture. These interconnects are often implemented as interposer or redistribution layers (RDLs).
- Testing and validation: Testing individual chiplets and ensuring proper functionality within the final device can be complex. Techniques like known-good-die (KGD) methodologies can be employed to ensure quality.
- Thermal management: Efficient heat dissipation becomes more critical as multiple chiplets are placed in close proximity within a package. Thermal management strategies include the use of heat sinks and heat spreaders.
- Standardization: The chiplet ecosystem is still evolving, and industry-wide standards for interfaces and design practices are under development. Industry and ecosystem leaders are working on creating these standards.
- 2.5D/3D integration: These techniques stack chiplets vertically using interposer layers and through-silicon vias (TSVs) for shorter interconnect distances and improved performance.
- Hybrid bonding: This bumpless technology enables ultra fine interconnect pitch and the greatest interconnect density but requires extreme planarity and alignment.
- Fan-out wafer-level packaging (FOWLP): This technique embeds redistribution layers (RDLs) within a thin wafer to create high-density interconnects for chiplets.
- Heterogeneous integration: This approach combines chiplets manufactured with different process technologies (e.g., logic, memory) within a single package.
Chiplets can potentially contribute to a more sustainable semiconductor industry by:
- Reducing overall die size and wafer usage, leading to lower material consumption and waste.
- Enabling the use of more energy-efficient chiplets for specific functionalities.
- Facilitating the adoption of advanced materials and processes that can improve energy efficiency.
Chiplets and advanced packaging are expected to be a major driver of innovation in the semiconductor industry. As technology advances, we can expect to see even greater integration, higher performance, and more diverse applications for chiplet-based designs. Future advancements may include:
- Continued development of standardized chiplet interfaces and design practices.
- Increased use of heterogeneous integration with diverse chiplet types.
- Exploration of new advanced packaging technologies like co-design and co-optimization of chiplets and substrates.
Yes, there may be. TechInsights has seen some laptop designs adopt chiplets. Examples include Intel’s Meteor Lake and AMD’s new Strix Halo. However, there are other AI developments in this space, including Qualcomm’s latest ARM based entry the Snapdragon X Elite. The Snapdragon x Elite features enough AI prowess to get Microsoft’s CoPilot+ branding, but it achieves that with integrated blocks on a monolithic die. Realistically, there are a lot of manufactures that can provision AI without using advanced packaging in this application.
If we imagine a future where the challenges around standards have all been overcome and companies are designing chiplets for an open market, there could be a significant impact. A young company could design a new product from those proven and qualified chiplets, adding perhaps only one more element of their own custom design. That could make the market more accessible. Fundamentally, it should allow Fabless companies to offload more of the design and qualification by limiting the scope of the new IC they want to produce.
Elements of these technologies have been around a long time. They have now been catapulted to the forefront because of the boom in AI and high-performance compute (HPC). Those kinds of loads require extreme bandwidth between elements, and the goal is to push optical interconnects closer and closer to the chips themselves. That looks like it going to come in steps. Shorter term, we’ll see solutions where optical is brought to the package edge, removing the losses from electrical transfer across the server board. Advanced packaging and chiplet based design are needed to allow the required integration and ability to mix process nodes.
It’s very hard to draw a line between advanced packaging and the kind of next generation processing the foundries have on their road maps. At some point, it’s just semantics and details of taxonomy. There will undoubtably be important interactions between what we consider advanced packaging today, and those future developments. However, it seems there will always be the need or desire to combine devices from different nodes or vendors, so chiplet based designs and advanced packaging will be with us for many years.
One of the key challenges for OSTAs, and even foundries now that they are so involved in packaging, is that packaging tends to be iterative. Often new packaging technologies are novel configurations or amalgamations of existing processes. That has operational knock-on effects in terms of floor space, etc. Panel-level packaging, and to a similar degree, glass core substrates, is a capital cost intensive transition. Although the same processing steps are required as for wafer-level flows, machines must be updated or replaced to handle the new format. That extends to robotic handlers and other supporting infrastructure.
The definition of chiplets is still fuzzy. Some people have a more narrow or a wider definition of what is included. You can think of them in terms of the functions of chiplet technology: CPU, analog, MCU, whatever. Or you can think of them in terms of optimizing die to the process nodes, splitting the SoC, and scalability.
The first market to really benefit from chiplet technology is in the data center. The physically larger die are becoming harder to manufacture for several different reasons. So the very complex, high-performance data center chips have been the first to be divided into chiplets. Other servers, desktop and notebook PCs have been next. TechInsights is seeing a lot of design activity and interest now in automotive. Chiplets are not yet as beneficial for smaller, space conscious applications.
It’s possible we’ll see hybrid bonding in mobile sooner rather than later. AMD V-Cache is a great example of this technology in the consumer market. AMD uses TSMC’s SoIC technology to produce the 3D V-cache parts, the same as found in their MI300 series of AI parts. In fact,hybrid bonding is already being used for the image sensors in mobile phones, as pioneered by Sony.
Laser serve lots of roles across the semiconductor industry, from production to metrology. Here are some key roles they play in advanced packaging:
- Laser dicing: 3D stacking and hybrid bonding processes are sensitive to particle contamination. One source of that contamination is chipping produced during dicing. Some flows call for plasma dicing, but others are using bulk absorptive laser dicing (e.g. Stealth Dicing).
- Wafer release layers: UV laser released temporary bonding layers are sometimes used during advanced packaging processes like handler transfer.
- Laser drilling: Laser drilling processes are commonly used in the manufacturing of the high-density organic substrates which support 2.5D and 3D packages.
Maximize Wafer Efficiency with TechInsights’ Die Calculator
The Die Calculator from TechInsights empowers engineers, procurement specialists, and finance teams with the insights they need to understand die utilization and yield with confidence.
Earth Day 2025: A Progress Report on Sustainable Semiconductor Manufacturing
Can the chip industry scale innovation and sustainability? Discover the current state of green tech in one of the world’s most energy-intensive sectors.
Stay ahead of the curve with TechInsights Tariff Watch, your go-to resource for timely and in-depth analysis on the shifting landscape of tariffs and their impact on the tech industry.